Turbo232 Swiftlink Registers.txt
From ReplayResources
Revision as of 21:17, 15 June 2010 by Count Zero (talk | contribs)
Turbo232, Swiftlink and compatibles - register description
was derived from a file named "TURBO232.DOC" and simply requires a fixed width font. :)
Sorry, no dredits.
+------------------------------------------------------------------- | | TURBO232, SWIFTLINK AND COMPATIBLES - REGISTER DESCRIPTIONS | +------------------------------------------------------------------- | | $DE00/56832/SWIFTLINK+0 Data Register | $DE01/56833/SWIFTLINK+1 Status Register | $DE02/56834/SWIFTLINK+2 Command Register | $DE03/56835/SWIFTLINK+3 Control Register | $DE04/56836/SWIFTLINK+4 Undefined Register | $DE05/56837/SWIFTLINK+5 Undefined Register | $DE06/56838/SWIFTLINK+6 Undefined Register | | Turbo-232 only: | | $DE07/56839/TURBO232+7 Enhanced-Speed Register | | Other Base-Addresses may be: $D700/55040 or $DF00/57088 | +------------------------------------------------------------------- $DE00/56832/SWIFTLINK+0: Data Register Bytes to be send or received are stored in this register. $DE01/56833/SWIFTLINK+1: Status Register Read: +-------+--------------------------------------------------------+ | Bit 7 | Interrupt Flag: 1 = Interrupt caused by SwiftLink | | Bit 6 | Carrier Detect: 1 = Carrier present | | Bit 5 | DSR: 1 = High, 0 = Low | | Bit 4 | Transmit Flag: 1 = Ready to get next Byte to | | | transmit in Data Register | | | 0 = Chip currently sending Byte | | Bit 3 | Receive Flag: 1 = Byte received in Data Register | | | 0 = Nothing received | | Bit 2 | Overrun: 1 = Overrun occured (*) | | Bit 1 | Frame Error: 1 = Frame Error occured (*) | | Bit 0 | Parity Error: 1 = Parity Error occured (*) | +-------+--------------------------------------------------------+ (*) = Self-Clearing when read Write: Any write access will reset SwiftLink. $DE02/56834/SWIFTLINK+2: Command Register +----------+---------------------------------------------------+ | Bits 7-5 | Parity: 000 = None 101 = Mark | | | 001 = Odd 111 = Space | | | 011 = Even | | Bit 4 | Echo: 1 = On | | Bit 3-2 | Transmitter IRQ | RTS | Transmitter | | | ----------------+-------+------------ | | | 00 = Disabled | High | Off | | | 01 = Enabled | Low | On | | | 10 = Disabled | Low | On | | | 11 = Disabled | Low | BRK | | Bit 1 | Receiver Interrupt: 1 = Disabled | | Bit 0 | Master IRQ Control: 1 = On | +----------+---------------------------------------------------+ $DE03/56835/SWIFTLINK+3: Control Register +----------+---------------------------------------------------+ | Bit 7 | Stop Bits: 1 = 2, 0 = 1 or 1.5 | | Bit 6-5 | Words: 00 = 8 Bit 10 = 6 Bit | | | 01 = 7 Bit 11 = 5 Bit | | Bit 4 | Baud Rate Generator: 1 = Internal, 0 = External | | Bits 3-0 | Baud Rate: 0101 = 300 Bd 1011 = 7200 Bd | | | 0110 = 600 Bd 1100 = 9600 Bd | | | 0111 = 1200 Bd 1101 = 14400 Bd | | | 1000 = 2400 Bd 1110 = 19200 Bd | | | 1001 = 3600 Bd 1111 = 38400 Bd | | | 1010 = 4800 Bd | | | 0000 = enable Enhanced Speed ($DE07) | +----------+---------------------------------------------------+ $DE07/56839/TURBO232+7: Enhanced-Speed Register Turbo232 only! +----------+---------------------------------------------------+ | Bit 7-3 | Unused | | Bit 2 | Mode Bit (read only): 1 = Bits 0-3 of $DE03 are | | | cleared and enhaced speed is enabled | | Bits 1-0 | Enhanced Baud Rate (read only if Mode Bit = 0): | | | 00 = 230400 Bd 10 = 57600 Bd | | | 01 = 115200 Bd | | | 11 = reserved for future expansions | +----------+---------------------------------------------------+